DRC debugging challenges in AMS/custom designs at 20 nm
Srinivas Velivala, Mentor Graphics
5/23/2013 5:16 PM EDT
The number and complexity of design rule checks (DRC) has always increased node over node, but as the semiconductor industry moves towards 20 nm and below, these increases are skyrocketing (Figure 1). The traditional DRC verification flow used by custom layout designers simply can’t provide the needed level of productivity when debugging DRC results at these advanced nodes. For example, custom layout designers are now confronted with complex checks that involve multiple factors, such as voltage-dependent design rule checks (VD-DRC) and double patterning (DP) checks.
In the long-established verification flow, the designer creates the layout in the design environment, writes out a GDSII file to disk, launches a DRC run, and then fixes the DRC errors in the design environment. Because the error correction and the validation of that correction are separate processes, designers must usually perform multiple iterations of this check-correct-verify process before they achieve signoff DRC closure.
To read the full article, click here
Related Semiconductor IP
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
- Ethernet MAC
- Protocol Bridges
Related Articles
- How to tackle serial backplane challenges with high-performance FPGA designs
- How to get more performance in 65 nm FPGA designs
- Security Challenges in Embedded Designs
- Mixed-Signal IP Design Challenges in 28 nm and Beyond
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow