Cost-effective SoCs are the key to fostering innovation
MPCF-II technology could help keep the costs down.
By Jay Johnson, Atmel
Embedded.com (09/09/09, 10:33:00 AM EDT)
Innovation is being stifled by the lack of options for chip design implementation. Innovation entails trying the unknown. It's an evolutionary process in which something new is tested, then refined as market preferences become clear.
Innovative products are not purchased by mass markets. They're purchased by early adopters, which represent a tiny fraction of the total population. It doesn't make sense to commit millions of dollars and hundreds of thousands of ICs to an evolving product. In the current environment, it's impossible to fund such a risky enterprise.
The risk of a large up front financial investment is completely overcome by FPGAs, but the tradeoff is performance degradation, power consumption, and high unit costs. FPGAs are cheap if you buy 100,000 of them, but in quantities of 10,000 units, a 200,000-gate FPGA can cost $30, in addition to about $3 for the microcontroller. That $33 price tag contributes about $132 to the price of the end product. High prices threaten product adoption.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- Customized FPGA board for ASIC Prototyping - A novel approach with Predesigned Blocks and Modular FPGA
- What’s the number of ASIC versus FPGA design starts?
- General Partitioning Guidelines for Validation of Large ASIC Designs On FPGA
- Setting up secure VPN connections with cryptography offloaded to your Altera SoC FPGA
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST