Consider ASICs for implementing functional safety in battery-powered home appliances
By Enrique Martinez, Ensilica
EDN (February 10, 2021)
Recent advances in battery technologies, coupled with environmental and energy efficiency initiatives, have accelerated a move toward many household appliances going cordless. While the removal of the mains supply gives users better protection against electric shock, risk is not mitigated completely, and therefore, functional safety still needs to be a core tenet of a system’s design.
This article looks at how functional safety can be applied in home appliances, and examines the economic tipping point of taking an ASIC vs. discrete component route to do so.
Recent developments and enhancements of safety standards and legislation aimed at home appliances include IEC 60335 for attended-use devices, IEC 60730 for un-attended use, and UL 1642 for Li-ion batteries. These standards not only highlight the growing importance for these devices to adhere to the fundamental principles of protecting people and property against dangers and damage, but also bring them in line with industrial, automotive, medical, and aerospace systems, where functional safety has always been a hot topic.
To read the full article, click here
Related Semiconductor IP
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- Verification IP for eUSB 2 v2 and USB 2.0
- AFDX 1G Switch IP
Related Articles
- Functional Safety in Road Vehicles
- Quantifying Uncertainty in FMEDA Safety Metrics: An Error Propagation Approach for Enhanced ASIC Verification
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Implementing a Bluetooth Solution – Chip Sets or ASICS ?
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing