Concurrent hardware/software development
By M. Buckley
Embedded System Engineering
www.esemagazine.co.uk
Matt Buckley describes a methodology to give software developers access to working emulations of IP blocks generated from the system specification – allowing software and hardware development to proceed concurrently.
Many designers recognise the need to concurrently develop system software and hardware. There are many tools now available that allow a system architect to specify a system design independent of the hardware/software division. However, before implementation can begin a division between the hardware and the software must be specified. At this point the development of software and hardware generally follow separate paths. The hardware and software designers will both be given a copy of the system specification created by the system architect. The hardware and software are then developed independently from each other. The hardware designers verify their design via simulation with test benches that they develop based on the system specification. Similarly the software designers use the system specification to create an abstract model of the hardware system. This abstract model is then used to develop the software design.
Read more ...
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Concurrent hardware/software development
- USB Host IP-Core Hardware and Software Concurrent Development
- Improving Software Driver Development and Hardware Verification Productivity using Virtual Platforms
- Agile hardware development - nonsense or necessity?
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM