Complex ASSP Devices: Handle increased complexity
By Andrew McGregor, Galazar Networks
Sep 18 2006 (1:35 AM), Courtesy of Network Systems Designline
Advanced telecommunications silicon integrates a wide variety of functions and interfaces to spread the high costs of device development across as many applications as possible, but this trend increases device complexity.
On the plus side this has made life easier for hardware designers who are faced with fewer problems associated with making a handful of different devices cooperate, often with semi-standard interfaces connecting them. Software designers, who typically see a more unified approach when one or two devices perform the bulk of the data path processing on a circuit card, also benefit.
The main new challenges that stem from this trend are that more sophisticated services are being demanded and the devices often contain more features than are typically required in a single application. At the same time that this sophistication is increasing, system developers are losing their ability to understand what is going on inside the silicon which is, in turn, causing development and debugging tim
To read the full article, click here
Related Semiconductor IP
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
Related Articles
- The evolution of embedded devices: Addressing complex design challenges
- SoC Test and Verification -> SoC complexity demands new test strategies
- Soc Design -> Complexity alters verification strategy
- It's Beginning to Look A Lot Like ASIC - Tools Mirror the Evolution of Programmable SOC Complexity
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety