The evolution of embedded devices: Addressing complex design challenges
Phil Burr, Arm
embedded.com (September 18, 2018)
Embedded devices used to be relatively straightforward to design before the Internet of Things. The designer of an appliance, industrial controller or environmental sensor only needed to interface the input signals, process with a microcontroller and provide output control. Systems were standalone; and other than reverse engineering, there was no incentive for a hacker to access a system.
With the introduction of the smartphone, we now expect our devices to be smart, upgradable and accessible over the Internet. Security is not optional – if security is not taken seriously, data, brand reputation and revenue streams will all be affected. Also, embedded systems are becoming more complex and you can’t be an expert in everything! Fortunately, you can use existing standards and stack libraries to get a project completed in a timely, secure way.
This article outlines the key design challenges an embedded developer faces today, and some of the new technologies that will help designers address these challenges.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- The Future of Embedded FPGAs - eFPGA: The Proof is in the Tape Out
- MIPI in next generation of AI IoT devices at the edge
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- Understanding the Deployment of Deep Learning algorithms on Embedded Platforms
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST