Choosing a Processor for Machine Learning at the Edge
By Manisha Agrawal, Texas Instruments
EETimes (June 23, 2019)
Not all machine learning models need processing on the order of several TOPS. Understanding the performance, latency and accuracy need of your application is a critical first step to choose a processor for machine learning at the edge.
Machine learning has become popular for solving machine vision and other embedded computing problems. While classical machine learning algorithms need human intervention to extract features from data, machine learning algorithms or network models learn how to extract important features in data and make intelligent predictions about that data.
Below, figure 1 shows a few examples where machine learning technology is adding intelligence to a variety of devices. In smart home appliances like a smart oven, machine learning can be used to classify food inside the oven and set the cooking temperature and time of the oven accordingly. In factories, machine learning can be used for detecting defects in the products or it can be used for predictive maintenance to help predict the remaining useful life of the motor or detecting anomaly in motor operations. In a vehicle, it can be used to detect cars, pedestrians, traffic signs, etc. on the road. It can also be used in devices doing natural language translation.
To read the full article, click here
Related Semiconductor IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
Related Articles
- Low-Energy Reduced RISC-V Instruction Subset Processor for Tsetlin Machine Inference at the Edge
- MIPI in next generation of AI IoT devices at the edge
- A Survey on SoC Security Verification Methods at the Pre-silicon Stage
- What is JESD204C? A quick glance at the standard
Latest Articles
- Scalable AXI4 Transaction Monitoring for Mixed-Criticality SoCs: From Phase-Level Precision to ID-Level Efficiency
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework