Chip Design - better asynchronous than synchronous?
Solving the problem with NCL - an extended Boolean algebra.
As SoCs get bigger and performance is more demanding, the normal synchronous implementation gives designers severe problems. Synchronizing different clock domains, the current spikes generated by fast switching and contact drop inside the chip are all complex. Why not implement some or all of the design asynchronously? Null Convention Logic (NCLTM ) technology, developed by Theseus Logic, may help find the right answers.
Read more ...
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Why platform-based design works better than a discrete IP approach (by David Fritz, ARC International)
- How to make virtual prototyping better than designing with hardware: Part 1
- The Future Of Chip Design
- The Complicated Chip Design Verification Landscape
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM