Chip Design - better asynchronous than synchronous?
Solving the problem with NCL - an extended Boolean algebra.
As SoCs get bigger and performance is more demanding, the normal synchronous implementation gives designers severe problems. Synchronizing different clock domains, the current spikes generated by fast switching and contact drop inside the chip are all complex. Why not implement some or all of the design asynchronously? Null Convention Logic (NCLTM ) technology, developed by Theseus Logic, may help find the right answers.
Read more ...
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- Why platform-based design works better than a discrete IP approach (by David Fritz, ARC International)
- How to make virtual prototyping better than designing with hardware: Part 1
- The Future Of Chip Design
- The Complicated Chip Design Verification Landscape
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety