Breakfast in the Valley: Who Owns the IP?
By Ed Sperling -- 12/8/2003
Electronic News
Electronic News sat down with Barry Hoberman, president and CEO of Virtual Silicon; Kurt Wolf, director of libraries and IP at TSMC; Dennis Morris, director of IP and design services at Tower Semiconductor; and Mark-Eric Jones, VP and general manager of intellectual property at MoSys, to discuss who’s in the drivers seat on IP.
Click here to read the discussion
Electronic News
Electronic News sat down with Barry Hoberman, president and CEO of Virtual Silicon; Kurt Wolf, director of libraries and IP at TSMC; Dennis Morris, director of IP and design services at Tower Semiconductor; and Mark-Eric Jones, VP and general manager of intellectual property at MoSys, to discuss who’s in the drivers seat on IP.
Click here to read the discussion
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
- The pivotal role power management IP plays in chip design
- Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
- Radiation Tolerance is not just for Rocket Scientists: Mitigating Digital Logic Soft Errors in the Terrestrial Environment
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM