AI-Assisted Design of a Post-Quantum Cryptographic Accelerator: A Deployed-Silicon Case Study
By Jungmin Park 1, Eunha Kim 2, Wooseop Kim 2, Seongjoon Cho 2, and Byungho Cha 1
1 Lucid Motors, Newark, CA, USA
2 EYL Inc., Seoul, Republic of Korea
Abstract
Post-quantum migration is mandated on published timelines, and silicon that ships with a defect cannot be patched remotely. The standard acceptance gate cannot detect an entire class of ML-DSA defects. Signing resamples until a candidate meets its norm bounds, so the executed path varies with the message, whereas known-answer tests (KATs) sample fixed values and reach only the depths their seeds trigger. Our accelerator passed its full KAT regression while carrying a norm check that outran block-RAM latency, leaving each candidate's final coefficients unverified; the escape surfaced at reject-loop iteration 5. The blind spot lies in the instrument, not the engineer; care cannot remove it. We replace that gate. A byte-exact golden-reference oracle paired with randomized adversarial soak drives the rejection loop past any fixed vector, closing the gap: 301,343 data-dependent signings, zero escapes. Because the gate judges artifacts and never authors, trust becomes separable from authorship, making AI authorship an answerable question. We report 232 logged experiments in which an agentic large language model drove a unified ML-KEM-768 and ML-DSA-65 accelerator with on-chip key custody from RTL to PCIe bring-up on one Kintex-7 XC7K160T, shipped at 98.5% slice occupancy. Success was 71.6%, following a hardware-coupling gradient, 77-85% for documentation and research against 50-53% for synthesis and bring-up, which observability can explain: failure concentrates where corrective signals are physical-side only. That so unreliable an author produced an artifact byte-exact across all six FIPS operations -- its deployed baseline surviving the same 779,945-check zero-failure soak -- is the claim.
Index Terms—Post-quantum cryptography, FPGA, LLM assisted design, design methodology, empirical study, hardware security module, ML-KEM, ML-DSA, NTT, key custody, agentic AI, design automation
To read the full article, click here
Related Semiconductor IP
- PQC HW/SW IP Core
- PUF-based Post-Quantum Cryptography (PQC) Solution
- Highly configurable HW PQC acceleration with RISC-V processor for full CPU offload
- Agile PQC Public Key Accelerator
- Highly configurable HW Lattice PQC ultra acceleration in AXI4 & PCIe systems
Related Articles
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core
- A Survey on the Design, Detection, and Prevention of Pre-Silicon Hardware Trojans
- Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
- Physical Design Exploration of a Wire-Friendly Domain-Specific Processor for Angstrom-Era Nodes
Latest Articles
- AI-Assisted Design of a Post-Quantum Cryptographic Accelerator: A Deployed-Silicon Case Study
- Hardware Acceleration of Block-Diffusion LLM for Edge Devices
- Scalable AXI4 Transaction Monitoring for Mixed-Criticality SoCs: From Phase-Level Precision to ID-Level Efficiency
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension