Accelerating RISC-V development with network-on-chip IP
By Frank Schirrmeister, Arteris (September 21, 2023)
In the world of system-on-chip (SoC) devices, architects encounter many options when configuring the processor subsystem. Choices range from single processor cores to clusters to multiple core clusters that are predominantly heterogeneous but occasionally homogeneous.
A recent trend is the widespread adoption of RISC-V cores, which are built upon open standard RISC-V instruction set architecture (ISA). This system is available through royalty-free open-source licenses.
Here, the utilization of network-on-chip (NoC) technologies’ plug-and-play capabilities has emerged as an effective strategy to accelerate the integration of RISC-V-based systems. This approach facilitates seamless connections between processor cores or clusters and intellectual property (IP) blocks from multiple vendors.
To read the full article, click here
Related Semiconductor IP
- NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
- NoC Verification IP
- FlexGen Smart Network-on-Chip (NoC) IP
- NoC System IP
- Non-Coherent Network-on-Chip (NOC)
Related Articles
- A guide to accelerating applications with just-right RISC-V custom instructions
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
- Accelerating the Development of TLM-2.0 Models Using Model Authoring Kits (MAKs)
- Creating a custom processor with RISC-V
Latest Articles
- FlexViT: A Flexible FPGA-based Accelerator for Edge Vision Transformers
- LIB-TRAP: Standard Cell Library Hardware Trojan Risk Assessment and Prevention
- Exploring Side-Channel Protections in Hardware Implementations of PQC ML-KEM Verification
- CVA6-RT: an Open-Source Time-Predictable RV64 Processor for Mixed-Criticality Systems
- CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research