5 Tips for Creating a Custom ASIC
By Edel Griffith, Adesto Technologies
EETimes (May 4, 2020)
Much has been written about the advantages of custom ASICs over recent years. In particular, as the growth in the industrial Internet of things (IIoT) takes hold, more and more OEMs are looking to develop custom ASICs in order to generate a product that is specific and optimized to their exacting requirements. Due to the non-homogenous nature of IIoT requirements, OEMs who choose to use off-the-shelf standard parts may end up disadvantaging themselves by paying excessively for overly specified, non-optimized chips. Put simply, one-size does not fit all in the IIoT!
Custom application-specific ICs (ASICs) can help OEMs significantly cut the cost of overly specified products and streamline bill of materials management. As more and more companies take this route for their designs, here are some key tips to consider when navigating the custom ASIC path.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- A 0.32 mm² 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
- Creating a Frequency Plan for a System using a PLL
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- MEGATRON: a 28nm Analog PCM CiM/Digital System-on-Chip for Edge GenAI at 57.5 TOPS/W and 1.52 Mparam/mm²
Latest Articles
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM
- MEGATRON: a 28nm Analog PCM CiM/Digital System-on-Chip for Edge GenAI at 57.5 TOPS/W and 1.52 Mparam/mm²
- Peregrino: A Full-Hardware Accelerator for the Complete Falcon Post-Quantum Digital Signature Scheme on Resource-Constrained Edge Devices