Taking Cryptography Out of the Data Path via Near-Memory Processing in DRAM
By Nicola Barcarolo 1, Brahmaiah Gandham 1, Mohammad Sadrosadati 2, Roberto Passerone 1, Onur Mutlu 2, Flavio Vella 1
1 University of Trento, Italy
2 ETH Zurich, Switzerland

Abstract
Cryptographic algorithms such as AES-128 and SHA-256 are fundamental to ensuring data security and integrity. Although these algorithms are computationally efficient, their performance is often constrained by the processor-centric architectures (e.g., CPUs, GPUs), primarily due to the memory bottleneck. This constraint leads to increased latency and higher energy consumption, particularly when handling large volumes of data. To overcome these challenges, Processing-in-Memory (PIM) has emerged as a promising architectural paradigm, allowing computation to occur directly within or near memory units. By minimizing data movement between the processor and memory units, PIM can significantly accelerate cryptographic algorithms while improving energy efficiency. Several pieces of prior work have demonstrated the effectiveness of PIM at fundamentally accelerating cryptographic algorithms. However, none of the prior works have extensively demonstrated the potential of a real-world PIM system. In this paper, we want to investigate the potential and limitations of real-world PIM in accelerating cryptographic algorithms. As part of our methodology, the UPMEM PIM architecture is used to assess the scalability of cryptographic algorithms. When these algorithms operate on a single rank, their performance remains below that of modern CPUs. However, distributing the computation across multiple ranks significantly enhances performance. When all available ranks are utilized, real-world PIM can accelerate cryptographic algorithms more effectively.
CCS Concepts: • Computer systems organization → Parallel architectures; • Computing methodolo gies → Parallel computing methodologies.
Additional Key Words and Phrases: Processing-in-memory, Architectures, Parallel Computing, Cryptography
To read the full article, click here
Related Semiconductor IP
- SHA-256 Secure Hash Algorithm IP Core
- SHA-256 IP
- SHA256 Encoder and Decoder
- HASH Core, providing MD5, SHA1 and SHA256. Includes DMA and AXI Interface
- HKDF/HMAC/SHA-256/SHA-512, SHA-256 IP Core with Extended Functionalities
Related Articles
- The Future of Embedded FPGAs - eFPGA: The Proof is in the Tape Out
- MIPI in next generation of AI IoT devices at the edge
- The rise of FPGA technology in High-Performance Computing
- The Role of Interconnection in the Evolution of Advanced Packaging Technology
Latest Articles
- Taking Cryptography Out of the Data Path via Near-Memory Processing in DRAM
- Closer in the Gap: Towards Portable Performance on RISC-V Vector Processors
- TTP: A Hardware-Efficient Design for Precise Prefetching in Ray Tracing
- Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
- A Reconfigurable Multiplier Architecture for Error-Resilient Applications in RISC-V Core