Vendor:
Agile Analog
Category:
DAC
12-bit Digital-to-Analog Converter
The agileDAC 12 has a nominal 12-bit resolution at sample rates up to 20 Msps and a synchronous digital data input interface, supports single-ended or differential output and inc
Overview
The agileDAC 12-bit digital-to-analog converter is a segmented current steering DAC. It has a nominal 12-bit resolution at sample rates up to 20 Msps and a synchronous digital data input interface, supports single-ended or differential output and includes an analog test port.
Agile Analog designs are based on tried and tested architectures to ensure reliability and functionality. Our design methodology is programmatic, systematic and repeatable leading to analog IP that is more verifiable, more robust and more reliable. Our methodology also allows us to quickly re-target our IP to different process options. We support all the major foundries including TSMC, GlobalFoundries, Intel Foundry, Samsung Foundry, UMC and Other Foundries.
Key features
- Resolution: 12bits (Typical)
- Sampling rate (Fs): Up to 20 Msps (Typical)
- Input signal bandwidth: Fs/2
- ENOB: 11bits (Typical)
- INL: 1.5 LSB
- DNL: 1.5 LSB
- Monotonic and no missing codes
- Optional output buffer
- Silicon area 0.0510mm2 in 22nm technology
Block Diagram
Click to open fullscreen
Benefits
- Low DNL/INL
- Differential output
- Low layout dependency
- Ease of use
Specifications
Identity
Part Number
agileDAC 12
Vendor
Agile Analog
Type
Silicon IP
Analog
Resolution bits
12 Bit
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
United Kingdom
Learn more about DAC IP core
Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
The complexity of integrated circuit design has expanded a billion-fold since the invention of the first transistor, guided by the famous “Moore’s Law” of semiconductor manufacturing. An important factor to this ever-growing expansion is the development of the digital design flow. A modern digital design consists of several steps, a simplified flow chart is shown below:
DAC 2024 - Showcasing the future of RISC-V through EDA
Brett Cline, Codasip
Making the most of the 60th DAC
Brett Cline, Codasip
DAC 2022 - Is it too risky not to adopt RISC-V?
Brett Cline, Codasip
Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR
In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.
Frequently asked questions about DAC IP cores
What is 12-bit Digital-to-Analog Converter?
12-bit Digital-to-Analog Converter is a DAC IP core from Agile Analog listed on Semi IP Hub.
How should engineers evaluate this DAC?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DAC IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.