3+ ways to design reconfigurable algorithm accelerator in IP block

Related Semiconductor IP

• Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
• 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
• UCIe D2D Adapter & PHY Integrated IP
• Low Dropout (LDO) Regulator
• 16-Bit xSPI PSRAM PHY

Related Articles

• How to manage changing IP in an evolving SoC design
• Low Power Design in SoC Using Arm IP
• Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
• Four ways to build a CAD flow: In-house design to custom-EDA tool

Latest Articles

• SCENIC: Stream Computation-Enhanced SmartNIC
• Agentic AI-based Coverage Closure for Formal Verification
• Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
• RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
• Emulation-based System-on-Chip Security Verification: Challenges and Opportunities