3+ ways to design reconfigurable algorithm accelerator in IP block

Related Semiconductor IP

• Ultra Ethernet MAC & PCS 100G/200G/400G/800G
• Ethernet PCS 100G/200G/400G/800G/1.6T
• Ethernet MAC 100G/200G/400G/800G/1.6T
• Junction Over-Temperature Detector with Linear Centigrade-to-Voltage Output - X-FAB XT018
• Performance P570 Gen 3

Related Articles

• How to manage changing IP in an evolving SoC design
• Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
• Four ways to build a CAD flow: In-house design to custom-EDA tool
• Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing

Latest Articles

• Closer in the Gap: Towards Portable Performance on RISC-V Vector Processors
• TTP: A Hardware-Efficient Design for Precise Prefetching in Ray Tracing
• Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
• A Reconfigurable Multiplier Architecture for Error-Resilient Applications in RISC-V Core
• ObfAx: Obfuscation and IP Piracy Detection in Approximate Circuits