Taiwan Trip Report: Semiconductors, EDA, and the ASIC Business!
December 5, 2011
Just returning from my monthly trip to Taiwan and I find myself energized! Semiconductors, EDA, and the ASIC business have never been more exciting! The travel itself is not so exciting but since I make frequent trips the airline and hotel treat me like a king. And let me tell you, it is good to be a king!
Speaking of royalty, I saw Dr. Morris Chang at the Royal Hsinchu Hotel on Wednesday night. He made it up the two flights of lobby stairs faster than I did! It truly would be an honor to write his autobiography, let’s hope someone does it soon.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- EDA / IP Business Model Debate: Daniel Nenni versus Aart de Geus
- Business Models: EDA Is Software But It Used To Be Sold As Hardware
- Why Did EDA Have a Hardware Business Model?
- The Ever-Changing ASIC Business
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing