Trick or Treat... PCI Express 3.1 Released!
November 13, 2014
Yes, yes, I *know* that Halloween was weeks ago… Would you believe that I’ve been planning this post since *BEFORE* Halloween? You should, since I said way back in March that we were expecting PCI Express 3.1 to release “soon”.
Don’t worry, it’s not April Fool’s Day - so yes, in case you were wondering, the PCI Express 3.1 release is the “treat” part – PCI-SIG members can download it right now:
To read the full article, click here
Related Semiconductor IP
- UltraScale+ Device Integrated Block for PCI Express (PCIe)
- PCIe 3.1 PHY (6nm, 7nm, 12nm, 14nm, 16nm, 22nm, 28nm and 40nm)
- Multiprotocol 10G PHY, TSMC N7 x2, North/South (vertical) poly orientation
- 10G PHY for PCIe 3.0, TSMC N5 X1, North/South (vertical) poly orientation
- 10G PHY for PCIe 3.0, TSMC 16FFPLL x8, North/South (vertical) poly orientation
Related Blogs
- PCI Express takes on Apple/Intel Thunderbolt and 16 Gtransfers/sec at PCI SIG while PCIe Gen 3 starts to power up
- According with Cadence, PCI Express gen-3, to be the PCIe solution for the mainstream market as soon as in 2012
- NVM Express: pervasion of PCI Express in SSD based storage
- Interface Protocols, USB3, PCI Express, MIPI, SATA... the winners and losers in 2012
Latest Blogs
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car
- Reprogrammable Post-Quantum Security for SoCs: Why Crypto-Agility Matters
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC
- Secure Boot for embedded systems: Building a complete chain of trust