PCI Express takes on Apple/Intel Thunderbolt and 16 Gtransfers/sec at PCI SIG while PCIe Gen 3 starts to power up
Two articles from EETimes give an exciting picture for PCI Express’ short- and long-term future. On the most immediate front, 23 adapter cards and 19 systems from PC and peripheral makers participated in the most recent PCIe Gen 3 plugfests. These are prototypes so it’s still early days for this interface standard, which moves data at 8 Gtransfers/sec. There are still many more chips, boards and systems to be designed using the PCIe Gen 3 standard. One of the two articles quotes Ramin Neshanti, chairman of the PCI SIG‘s serial communications working group, as saying “PCI Express Gen 3 is more sophisticated in its electrical design [than past PCI SIG standards], so we are giving members more feedback on how they are doing” with their first products. (Just a side note: PCIe Gen 3 designs clearly benefit from thorough verification before silicon implementation. To do that, you need good verification IP.)
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- According with Cadence, PCI Express gen-3, to be the PCIe solution for the mainstream market as soon as in 2012
- PCIe 6.0 - All you need to know about PCI Express Gen6
- Will next generation Mobile Devices support PCI Express? M-PCIe is coming fast!
- Trick or Treat... PCI Express 3.1 Released!
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing