Cache Coherent Verification - New Features in AMBA CHI
May 31, 2021
Coherent Hub Interface, popularly known as CHI, is an Interface specification that is part of 5th generation of AMBA® protocols (AMBA® 5) from Arm, released in 2013. AMBA® 5 CHI defines the interfaces for connection of fully coherent processors and dynamic memory controllers, to high performance non-blocking interconnects.
AMBA®CHI-E built on top of existing AMBA® CHI-D (Issue D) specification (refer to our blog on AMBA®CHI-D), introduces the support for– a set of new transactions, exclusive access features, transaction optimizations, series of performance throughput improvement features and key Arm architecture features.
Some of the new features include:
To read the full article, click here
Related Semiconductor IP
- Verification IP for Arm AMBA CHI Protocol
- Simulation VIP for AMBA CHI
- Ncore Cache Coherent Interconnect IP
- Configurable Cache Coherent Fabric IP
- Cloud and Data Center Compute Subsystem
Related Blogs
- Synopsys AMBA CHI C2C System Verification Solutions
- A Comparison on Different AMBA 5 CHI Verification IPs
- Digital Signature verification in embedded systems: Software or Hardware?
- Cache Coherency Is the New Normal
Latest Blogs
- Tape-Out Readiness Checklist: Engineering Decisions That Prevent Costly Respins
- How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10
- The Fastest Path to Scalable Photonic Systems: Using Proven IP for both PIC and EIC designs
- Building Trusted AI Agents from the Silicon Root of Trust
- Heterogeneous Computing in Space