Synopsys AMBA CHI C2C System Verification Solutions
Arm has recently introduced the AMBA CHI Chip-to-Chip Specification. This is a chip(let)-to-chip(let) extension of the AMBA CHI architecture and is referred as AMBA CHI C2C protocol. This article delves into the details of the AMBA CHI Chip-to-Chip protocol and the associated Synopsys' verification solutions tailored to meet industry demands.
.AMBA CHI C2C protocol also scales to the upcoming major revisions of AMBA CHI standard, beyond CHI Issue F (CHI-F). Please refer to our blog on Synopsys AMBA CHI-F VIP for more details on Industry leading AMBA CHI verification IP solutions.
The CHI C2C protocol enables building a system with multiple CPU, accelerator, or other device chips or chiplets using CHI protocol. In this blog, the terms "chip" and "chiplet" are used interchangeably unless explicitly stated otherwise.
To read the full article, click here
Related Semiconductor IP
- Cloud and Data Center Compute Subsystem
- UCIe-S PHY for Standard Package (x16) in TSMC N6, North/South Orientation
- UCIe-S PHY for Standard Package (x16) in TSMC N5A, N/S, for Automotive, ASIL B Random, AEC-Q100 Grade 2
- UCIe-S PHY for Standard Package (x16) in TSMC N5, North/South Orientation
- UCIe-A PHY for Advanced Package (x64) in TSMC N5, North/South Orientation
Related Blogs
- Cache Coherent Verification - New Features in AMBA CHI
- Moving AMBA forward with multi-chip and CHI C2C
- Industry's First Verification IP for Arm AMBA CHI-G
- AMBA LTI Verification IP for Arm System MMU
Latest Blogs
- Tape-Out Readiness Checklist: Engineering Decisions That Prevent Costly Respins
- How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10
- The Fastest Path to Scalable Photonic Systems: Using Proven IP for both PIC and EIC designs
- Building Trusted AI Agents from the Silicon Root of Trust
- Heterogeneous Computing in Space