Aliathon’s HDLC Framer Core provides a flexible, resource-efficient, high-density programmable logic based solution for HDLC inte…
- HDLC
- now
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
Aliathon’s HDLC Framer Core provides a flexible, resource-efficient, high-density programmable logic based solution for HDLC inte…
Aliathon’s ATM Framer Core provides a flexible, resource-efficient, high-density programmable logic based solution for ATM interf…
Aliathon’s Packet Over SONET/SDH (POS) Framer Core provides a flexible, resource-efficient, high-density programmable logic based…
8051 compatible embedded processor core
The first product of Quickchip is an 8051 compatible embedded processor core that achieves six times the performance of a standar…
Implements an interface and controller for communicating between smart cards and host systems using a variety of standard system …
Interleaving is a technique commonly used in communication systems to overcome correlated channel noise such as burst error or fa…
The Lattice SGMII and Gb Ethernet PCS IP core implements the PCS functions of both the Cisco SGMII and the IEEE 802.3z (1000BaseX…
Peripheral Component Interconnect (PCI) is a widely accepted bus standard that is used in many applications including telecommuni…
The Helion Modular Exponentiation core performs the Z = YE mod M computation which is at the heart of many commonly used Public-K…
VeriSilicon SMIC 0.15um LV High-Speed Synchronous Memory Compiler optimized for Semiconductor Manufacturing International Corpora…
The Zaltys High Data Rate Demodulator (HDRM-D) and the Zaltys Enhanced High Data Rate Demodulator (HDRM-D2) IP cores efficiently …
LIN Bus Master/Slave Controller
The LIN-CTRL core is a communication controller that transmits and receives LIN frames to perform serial communication according …
USB 2.0 Host/Device Transceiver With On-The-Go (OTG)
USB 2.0 HOST/DEVICE/OTG Transceiver is a fully integrated PHY Core which is a super-set of HOST and DEVICE PHY with High Speed (H…
The USB 2.0 embedded host controller is designed for flexibility and ease of use; is available with a Software stack; facilitates…
The USB 1.1 embedded host controller is designed for flexibility and ease of use; facilitates implementation of a wide variety of…
SMS4000 is a fully integrated CMOS transceiver compliant with IEEE 802.3z standard.
SMS3000 is a fully integrated CMOS transceiver compliant with ANSI X3T11 Fiber Channel standards.
USB 2.0 HOST Transceiver is a fully integrated PHY Core which is a super-set of HOST PHY with High Speed (HS), Full-Speed (FS) an…
USB 2.0 DEVICE Transceiver is a fully integrated PHY Core which is a super-set of DEVICE PHY with High Speed (HS), Full-Speed (FS…
Dynamic Block Reed-Solomon Encoder
Reed-Solomon codes are used to perform Forward Error Correction (FEC).