Vendor: Soft Mixed Signal Corp. Category: Single-Protocol PHY

USB2.0 Host Transceiver

USB 2.0 HOST Transceiver is a fully integrated PHY Core which is a super-set of HOST PHY with High Speed (HS), Full-Speed (FS) an…

Contact Provider Request Datasheet
USB 2.0 View all specifications

Overview

USB 2.0 HOST Transceiver is a fully integrated PHY Core which is a super-set of HOST PHY with High Speed (HS), Full-Speed (FS) and Low-Speed Transceivers and is compliant with the USB 2.0 Specification and latest Revision of the On the Go and UTMI+ Specifications. It includes Clock/Data Recovery, on-chip PLL, Integrated & Calibrated Termination and Pull-Up/Down Resistors with full Analog Transceiver functionality for the Complete USB 2.0 PHY as illustrated in the figure. USB2 HOST transceiver has standard UTMI with SIE so that ASIC vendors are isolated from the high speed and analog circuitry associated with the transceiver, thus reducing the design risk and fastening the design cycle.

The core’s main blocks are clock/data recovery for FS/HS, PLL, transceiver state machines, data encoder/decoder and high-speed analog transceiver as can be seen in the main block diagram above.

Key features

  • Fully compliant with latest USB 2.0
  • Innovative technique to recover clock from 480 Mbps data.
  • High frequency PLL.
  • Advanced High-Speed Transmitter and Receiver.
  • HOST Support for SOF EOP and Disconnect Detect
  • Support High Speed HS, Full Speed FS, Low Speed LS modes.
  • Integrated/Calibrated 15Kohm resistors on DP, DM for HOST in addition to Integrated/Calibrated Termination Resistors
  • Proprietary HOST and UTMI+ Support

Block Diagram

SMS2200 block diagram

Specifications

Identity

Part Number
SMS2200
Vendor
Soft Mixed Signal Corp.
Type
Silicon IP

Standards & Interfaces

Supported Standards
USB 2.0

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Soft Mixed Signal Corp.

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is USB2.0 Host Transceiver?

USB2.0 Host Transceiver is a Single-Protocol PHY IP core from Soft Mixed Signal Corp. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP