Low-voltage detector designed in Samsung Foundries 65nm LFR6LP process node
Low-voltage detector designed in Samsung Foundries 65nm LFR6LP process node to monitor its own AVD supply and generate informatio…
- Samsung
- 8nm
- 8LPP
- Pre-Silicon
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
Low-voltage detector designed in Samsung Foundries 65nm LFR6LP process node
Low-voltage detector designed in Samsung Foundries 65nm LFR6LP process node to monitor its own AVD supply and generate informatio…
Low-leakage LDO in TSMC 40 ULP eFlash to supply logic and analog domains (up to 5.5V input supply) with embedded Level Shifters A…
Combo voltage regulator designed in TSMC 40 ULP eFlash, combining a linear regulator for active mode with an ultra-low quiescent …
Combined Power On Reset and Brown Out Reset - High temperature (Grade 1, Tj=150°)
Combined Power On Reset and Brown Out Reset.
Combined Power On Reset and Brown Out Reset in TSMC 40nm ULP
Combined Power On Reset and Brown Out Reset
Always-on Voice Activity Detection interfacing with analog microphones
The WT-a-HD.03 is a mixed analog/digital Virtual Component (ViC) containing a Voice Activity Detection (VAD) engine for ultra low…
The WT-a-HD-MC.03 is a mixed analog/digital Virtual Component (ViC) containing a Voice Activity Detection (VAD) engine for ultra …
Receives video data from Flir's Lepton IR-sensors, Video over SPI (VoSPI)
To transfer the sensor data with minimal software and hardware, FLIR has developed the VoSPI protocol, an SPI based Video Interfa…
AES Authenticated Encryption Accelerator with DPA or with DPA and FIA
The SCA-resistant AES-IP-3X family of crypto accelerator cores provide semiconductor manufacturers with superior AES cipher accel…
DVB-RCS2 Turbo Decoder and Encoder
On the transmitter side, the turbo-phi encoder architecture is based on a parallel concatenation of two double-binary Recursive S…
The Synopsys ARC® VPX DSP Family is optimized for the unique power, performance and area (PPA) requirements of embedded workloads…
Mobile GPU core with ray tracing
As well as outstanding performance for conventional rasterised graphics IMG CXT introduces the revolutionary PowerVR Photon archi…
H.265/HEVC 422 10bit Decoder for 4K
DMNA realizes real time Encoding of 4K (3840 x 2160) and 8K (7680 x 4320) / 60fps video stream compliant with H.265 / HEVC
H.265/HEVC 422 10bit Encoder for 4K
DMNA realizes real time Encoding of 4K (3840 x 2160) and 8K (7680 x 4320) / 60fps video stream compliant with H.265 / HEVC
1:6 Fixed Length Visually Lossless Compression/Decompression
Suppressing the degradation of image quality by the original comp./decomp.
1:4 Fixed Length Visually Lossless Compression/Decompression
Suppressing the degradation of image quality by the original comp./decomp.
1:3 Fixed Length Visually Lossless Compression/Decompression
Suppressing the degradation of image quality by the original comp./decomp.
1:3 Fixed Length Visually Lossless Compression/Decompression
Suppressing the degradation of image quality by the original comp./decomp.
1:2 Fixed Length Visually Lossless Compression/Decompression
Suppressing the degradation of image quality by the original comp./decomp.
In order to achieve higher throughput, the turbo decoder uses up to 8-parallel MAP decoder.