Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
This paper introduces a timing fragility aware selective hardening methodology for RISCV soft processors implemented on SRAM based FPGAs.
Vendor:
InPsy
Category:
SRAM
Memory Compiler
Our Memory Compilers offer a comprehensive solution for designers seeking high-density, ultra-high-speed, low-power, and customiz…
Overview
Our Advanced Memory Compilers offer a comprehensive solution for designers seeking high-density, ultra-high-speed, low-power, and customizable memory options. Whether you're developing cutting-edge consumer electronics, high-performance computing systems, IoT devices, or automotive applications, our memory compilers provide the performance, efficiency, and flexibility needed to achieve your design goals.
Key features
- High-Density Memory Compilers
- Ideal for applications requiring large amounts of on-chip memory, such as mobile devices, IoT, and embedded systems.
- SP, 1P, DP, 2P and ROM Compilers
- Ultra-High-Speed Memory Compilers
- Engineered for maximum data transfer rates, ensuring fast read/write operations, suitable for high performance computing, AI, and graphics processing applications where speed is critical.
- SP and Cache Compilers
- Low-Power Memory Compilers
- Designed to minimize power consumption without compromising performance, suitable for battery-operated devices and energy-sensitive applications.
- SP, 1P, DP and 2P Compilers
- Customized Memory Compilers
- Tailored configurations to meet specific application needs, including unique power, performance, and area (PPA) requirements. Flexible options for word width, depth, and access time, enabling precise control over memory characteristics.
- TCAM and multi-port SRAM Compilers
- Others
Specifications
Identity
Part Number
Memory Compiler
Vendor
InPsy
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
Taiwan (R.O.C.)
Learn more about SRAM IP core
Novel Trade-offs in 5 nm FinFET SRAM Arrays at Extremely Low Temperatures
Why SRAM PUF Technology Is the Bedrock of Dependable Security in Any Chip
Vincent van der Leest, Synopsys
AI-driven SRAM demand needs integrated repair and security
Increasing popularity of AI applications and DPU architecture has led to growing demand for higher SRAM densities, in turn placing challenges on SRAM yield and reliability.
A comparison of SRAM vs quantum-derived semiconductor PUFs
This article explores the relative performance of SRAM PUF and quantum-derived semiconductor PUF technologies for IoT security.
Basics of SRAM PUF and how to deploy it for IoT security
This article covers the basics of what an SRAM PUF (physical unclonable function) is and how it works, as well as the functionality it offers in internet of things (IoT) security as the trust anchor for any device.
Frequently asked questions about SRAM IP cores
What is Memory Compiler?
Memory Compiler is a SRAM IP core from InPsy listed on Semi IP Hub.
How should engineers evaluate this SRAM?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SRAM IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.