Vendor: InPsy Category: GPIO

I/O Library

Our I/O Library, meticulously crafted to support a wide range of interfaces critical for modern electronic designs.

Contact Provider Request Datasheet

Overview

Our state-of-the-art I/O Library, meticulously crafted to support a wide range of interfaces critical for modern electronic designs. This I/O library encompasses General-Purpose Input/Output (GPIO), Over-Drive I/O (ODIO, SDIO and RGMII), eMMC I/O, Crystal Oscillator I/O, DDR, LPDDR and ONFI I/O, offering a robust solution for versatile applications in consumer electronics, automotive, industrial, and high-performance computing sectors.

Key features

  • Supports process nodes from 0.13um to 3nm
  • ESD protection: Robust ESD protection mechanisms ensuring device reliability and longevity
  • Temperature Range: Designed for wide operational temperature ranges, suitable for consumer, AI to automotive applications
  • Signal Integrity: Optimized for low noise and high signal integrity, ensuring reliable data transmission across all interfaces
  • Special and Customized I/O
    • Crystal Oscillator I/O
    • Over-Drive I/O
    • SD Card I/O
    • RGMII I/O
    • Fail-safe I/O
    • High voltage tolerance I/O
    • High ESD (HBM and CDM) I/O for Automotive applications
    • Application specific I/O
  • Memory Interface I/O
    • eMMC I/O
    • ONFI 2400 I/O
    • ONFI 3600 I/O with/without 1-tap DFE
    • ONFI 4800 I/O with 4-tap DFE
    • DDR3, DDR3L, DDR4, LPDDR4 Combo I/O
    • DDR4, DDR5, LPDDR4, LPDDR4x Combo I/O
    • LPDDR4x, LPDDR5 I/O
    • Customized DDR combo I/O

Specifications

Identity

Part Number
I/O Library
Vendor
InPsy
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

InPsy
HQ: Taiwan (R.O.C.)
Contact InPsy

Learn more about GPIO IP core

GPIO Solutions for CERN’s Radiation-Hardened Applications

For over a decade, Sofics has collaborated with CERN, the European Organization for Nuclear Research. Sofics has delivered advanced GPIO cells tailored for radiation-hardened applications, supporting CERN’s groundbreaking particle physics experiments.

A Generic Solution to GPIO verification

This paper provides a complete solution to the GPIO Verification for any SoC. GPIO interface is available in every ASIC. To avoid duplicate efforts and (save) time to verify the GPIO interface, we have produced this Generic GPIO verification suite. It is a UVM-based verification environment, with all the necessary subcomponents that are required to verify any GPIO design.

How AI and Edge Computing Are Accelerating RISC-V Adoption

One of the critical problems in today’s computing is that transporting data can be more costly in energy and time than computing. With the growing complexity of AI models, SoC designers have shifted their focus toward optimizing memory hierarchies, increasing bandwidth in interconnects, and architecting based on workloads for improved efficiency.

Ensuring reliability in Advanced IC design

To complete our task as engineers we rely on the tools we use. We collaborated with Siemens EDA solutions back in 2025 on a webinar about how we use their tools to develop our designs and layouts.

Integrating Post-Quantum Cryptography (PQC) on Arty-Z7

Post-quantum cryptography (PQC) is moving from theory to engineering reality. With NIST-standardized algorithms ML-KEM (FIPS 203) and ML-DSA (FIPS 204) now finalized, FPGA developers face a practical challenge: How to integrate these algorithms efficiently on resource-constrained hardware?

Frequently asked questions about GPIO Pad Library IP cores

What is I/O Library?

I/O Library is a GPIO IP core from InPsy listed on Semi IP Hub.

How should engineers evaluate this GPIO?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GPIO IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP