Vendor: InPsy Category: Single-Protocol PHY

LVDS and OpenLDI PHY

Our LVDS (Low Voltage Differential Signaling) and OpenLDI (Open Low-voltage Differential Signaling Interface) PHY which is compos…

Contact Provider Request Datasheet

Overview

Our LVDS (Low Voltage Differential Signaling) and OpenLDI (Open Low-voltage Differential Signaling Interface) PHY which is composed of two 4-lane LVDS PHY, is a high-speed digital interface designed to facilitate the transmission of video and audio signals between various components within electronic devices. Optimized for applications in flat-panel displays, industrial equipment, automotive infotainment systems, and medical devices, the LVDS and OpenLDI PHY ensure reliable, high-quality performance while maintaining low power consumption.

Key features

  • Silicon proven with maximum speed @1.5Gbps per lane
  • Suitable for Automotive applications with ESD levels: HBM > 4KV and CDM > 750V
  • LVDS TX PHY: 4-data lanes plus 1-clock lane with each lane can be individually turned off
  • Supports long-distance transmission: Capable of maintaining signal integrity over longer cable length
  • OpenLDI PHY: Silicon proven 8-lane OpenLDI PHY
  • PLL supports SSC with 30~100K ± 3.1% range

Block Diagram

LVDS and OpenLDI PHY block diagram

Specifications

Identity

Part Number
LVDS and OpenLDI PHY
Vendor
InPsy
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

InPsy
HQ: Taiwan (R.O.C.)
Contact InPsy

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is LVDS and OpenLDI PHY?

LVDS and OpenLDI PHY is a Single-Protocol PHY IP core from InPsy listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP