Hardware RTP Stack for H.264 Stream Decapsulation
Implements a Real Time Transport Protocol (RTP) hardware stack that extracts H.264/NAL streams encapsulated in RTP packets.
- H.264 / AVC
CAST is a silicon intellectual property (IP) developer, aggregator, and integrator providing IP cores and subsystems since 1993.
Our product line features both leading-edge and standards-based digital IP, including compression engines and image processing functions; 8051 microcontrollers and low-power 32-bit BA2X™ processors; industry-leading automotive interfaces; a complete family of SoC security modules; and a variety of peripherals, interfaces, and other IP cores.
Our goal is to maximize IP benefits for our customers by delivering high quality, easy to use, cost effective solutions for real system development challenges.
We minimize customer risk through rigorous development standards, complete deliverables with comprehensive documentation, and superlative customer support. We maximize customer value thorough competitive pricing and simple licensing—including royalty-free options—and long-term partnerships with all leading silicon providers and select technology leaders.
Our product standards and business practices have been uniquely honed through successful projects with hundreds of systems designers since the very beginnings of the IP industry, making CAST one of the best IP partners available.
Hardware RTP Stack for H.264 Stream Decapsulation
Implements a Real Time Transport Protocol (RTP) hardware stack that extracts H.264/NAL streams encapsulated in RTP packets.
Super-Fast, Configurable 16-bit 80251 Microcontroller Core
The S80251XC3 core implements a high-performance 16-bit microcontroller that executes the MCS®251 & MCS®51 instruction sets and i…
General-Purpose I/O Controller Core
The GPIO core is used to create functions in a system that are not implemented with dedicated controllers, and require simple inp…
Peripheral Sensor Interface (PSI5) Host Controller
Configurable automotive Peripheral Sensor Interface (PSI5) host controller that implements the ECU side of PSI5 communication systems
PDM Receiver/PDM-to-PCM Converter
This PDM2PCM is a configurable audio interface core that converts a mono or stereo Pulse Density Modulation (PDM) stream into sta…
TSN Ethernet Endpoint Controller 10Gbps
The TSN-EP-10G implements a configurable controller meant to ease the implementation of endpoints for networks complying with the…
Microsecond Channel (MSC/MSC-Plus) Controller
The MSC-CTRL IP core implements a high-speed serial interface controller designed to connect a microcontroller or SoC to external…
Tiny, Ultra-Low-Power Embedded RISC-V Processor
The BA5x-TN is a compact, ultra-low power, 32-bit, deeply embedded processor IP core.
Low-Power Embedded RISC-V Processor
The BA5x-LP is a efficient, low-power, 32-bit, deeply embedded processor IP core.
Enhanced-Processing Embedded RISC-V Processor
The BA5x-EP is a -featured 32-bit RISC-V embedded processor IP core optimized for complex, processing-demanding applications.
Vector-Capable Embedded RISC-V Processor
The EMSA5-GP is a -featured 32-bit RISC-V embedded processor IP core optimized for processing-demanding applications.
Compact Embedded RISC-V Processor
The BA5x-CM is a feature-rich 32-bit deeply embedded processor.
I2C and SPI Master/Slave Controller
The I2CSPI-CTRL is a compact and versatile serial interface controller supporting both SPI (Serial Peripheral Interface) and I2C …
AHB/AXI4-Lite to AXI4-Stream Bridge
The MM2ST IP core bridges the streaming interfaces of a peripheral or accelerator to a memory-mapped AMBA® AHB or AXI4-Lite bus.
LZ4SNP-D is a custom hardware implementation of a lossless data decompression engine for the LZ4 and Snappy compression algorithm…
MIPI I3C Basic Secondary Controller
The I3C-SC core implements a versatile MIPI® Improved Inter Integrated Circuit (I3C) Secondary Controller core compliant with the…
I2S/TDM Multichannel Audio Transceiver
The I2S-TDM IP core is a configurable, full-duplex, multichannel serial audio transceiver.
The TCPIP-1G/10G core implements a TCP/IP Hardware Protocol Stack.
QOI Lossless Image Compression Encoder
The QOIE Core is an encoder that implements a efficient, low-power, lossless image compression engine compliant with the Quite OK…
Real-Time Clock with APB Interface
The RTC-APB core implements a real-time clock (RTC) and calendar facility together with an alarm function.