Vendor: CAST Category: Video Processing

Hardware RTP Stack for H.264 Stream Decapsulation

Implements a Real Time Transport Protocol (RTP) hardware stack that extracts H.264/NAL streams encapsulated in RTP packets.

Contact Provider Request Datasheet
H.264 / AVC View all specifications

Overview

Implements a Real Time Transport Protocol (RTP) hardware stack that extracts H.264/NAL streams encapsulated in RTP packets.

The RTP2H264 core is compatible with RTP packets produced by CAST’s H.264 to RTP encapsulation core (H2642RTP). The output of the RTP2H264 can be directly connected to the input of an H.264 decoder core. Along with CAST’s UDP/IP hardware stack, the RTP2?264 core is ideal for offloading the demanding task of RTP/UDP/IP de-capsulation from a host processor, and enables H.264 video streaming even in processor-less SoC designs.

The core is easy to integrate in systems with or without a host processor. H.264 stream and RTP packet data can are input/output via dedicated streaming-capable interfaces, enabling direct connection to hardware video encoders and hardware stacks for UDP or TCP. Status and control registers are accessible by an AXI4-Lite interface.

The RTP2H264 core is available in RTL source or as a targeted FPGA netlist. Platforms integrating the core along H.264 decoder, UDP/IP, and eMAC cores, are also available from CAST, and can enable rapid development of video over IP systems.

Key features

  • RTP Decapsulation for H.264 NAL Streams
    • Compatible with RTP streams produced by CAST’s H264 to RTP encapsulation core.
    • Support for other RTP encapsulation stacks possible on request.
  • Easier Integration For Faster Development
    • Processor-less, standalone operation
    • AMBA® - AXI Interfaces
      • AXI4-Lite Control/Status register interfaces
      • AXI4-Streaming interfaces for packet data
    • Available pre-integrated with:
      • H.264 Video Decoder cores from CAST
      • UDP/IP Hardware Stack from CAST
      • CAST, Intel, Xilinx, or other third-party eMAC core

Block Diagram

RTP2H264 block diagram

Applications

  • The RTP2?264 core is suitable for a wide variety systems and devices featuring H.264 video streaming over IP networks. A sample block diagram of such systems is provided below.

What’s Included?

  • Synthesizable Verilog RTL or FPGA netlist
  • Testbench & sample test cases
  • Simulation & synthesis scripts
  • Documentation

Specifications

Identity

Part Number
RTP2H264
Vendor
CAST
Type
Silicon IP

Compute

Codec Standard
H.264 / AVC

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

CAST
HQ: USA
Contact CAST

Learn more about Video Processing IP core

Understanding - and Reducing - Latency in Video Compression Systems

In the video world, latency is the amount of time between the instant a frame is captured and the instant that frame is displayed. Low latency is a design goal for any system where there is real-time interaction with the video content, such as video conferencing or drone piloting.

Understanding - and Reducing - Latency in Video Compression Systems

In the video world, latency is the amount of time between the instant a frame is captured and the instant that frame is displayed. Low latency is a design goal for any system where there is real-time interaction with the video content, such as video conferencing or drone piloting. But the meaning of “low latency” can vary, and the methods for achieving low latency aren’t always obvious. Here we’ll define and explain the basics of video latency, and discuss how one of the biggest impacts in reducing latency comes from choosing the right video encoding.

CANsec: Security for the Third Generation of the CAN Bus

CANsec is a resource-efficient solution for securing the CAN bus against the most common cyber security threats on software-defined vehicles. Here we show that the encryption and authentication of CAN XL frames are possible without latencies or loss...

Time Sensitive Networking for Aerospace

This white paper highlights the integration of Time-Sensitive Networking (TSN) in the aerospace industry. It provides an overview of TSN standards and profiles and the IEEE P802.1DP standard relevant to aerospace applications. It also discusses key topics such as time synchronization, latency, resource management, and reliability in the context of TSN.

Frequently asked questions about Video Processing IP

What is Hardware RTP Stack for H.264 Stream Decapsulation?

Hardware RTP Stack for H.264 Stream Decapsulation is a Video Processing IP core from CAST listed on Semi IP Hub.

How should engineers evaluate this Video Processing?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Video Processing IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP