Vendor: Digital Blocks, Inc. Category: Ethernet

UDP/IP – 100 GbE Protocol Hardware Stack

The DB-UDP-IP-100GbE-AMBA is a UDP/IP Hardware Stack / UDP Off-load Engine (UOE) with low latency, high-performance targeting 100…

Contact Provider Request Datasheet

Overview

The DB-UDP-IP-100GbE-AMBA is a UDP/IP Hardware Stack / UDP Off-load Engine (UOE) with low latency, high-performance targeting 100 GbE network links. The DB-UDP-IP is a Verilog SoC IP Core targeting Intel/Altera and Xilinx FPGAs and ASIC/ASSP devices.

The image below depicts the UDP/IP Hardware Stack SoC IP Core embedded within an Altera / Xilinx FPGA device, connected on one side to a 100 GbE Ethernet MAC, and on the other side to the user application within the FPGA (i.e. either the FPGA logic fabric or embedded host processor).

Key features

  • 100 GbE network links
  • Low latency, high-performance wire-line performance
  • Internet Protocol (IP) Packet Processor:
    • IP & ICMP (Internet Control Message Protocol) Protocol
    • Host IP address filter, IP header checksum check & generator, userselectable Maximum Transmission Unit (MTU), Unicast & MulticastPacket support
    • Compliance with IETF IPv4/IPv6 RFCs
  • User Datagram Protocol (UDP) Packet Processor:
    • Support for up to 256 UDP Ports
    • UDP header checksum check & generator
    • Compliance with IETF UDP RFCs
  • Address Resolution Protocol (ARP) Packet Processor (client/server) with 4-16 entry ARP cache
  • VLAN Support, DHCP, IGMP, Jumb Frames
  • Interface to Intel/Altera (Avalon-ST) & Xilinx & Synopsys 100G MAC
  • High Speed Data Interface to user Host Application:
    • 256-bit / 512-bit AXI4-Stream
  • Host set-up & control via Control & Status Registers and Interrupt Controller
    • 32-bit AXI4-Lite or APB or AHB
  • Pipeline, High Clock Rate, Low Latency architecture & design
  • Fully-synchronous, synthesizable RTL Verilog SoC IP core

Block Diagram

DB-UDP-IP-100GbE block diagram

What’s Included?

  • Verilog RTL Source or technology-specific netlist.
  • Comprehensive testbench suite with expected results.
  • Synthesis scripts.
  • Installation & Implementation Guide.
  • Technical Reference Manual.

Specifications

Identity

Part Number
DB-UDP-IP-100GbE
Vendor
Digital Blocks, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Digital Blocks, Inc.

Learn more about Ethernet IP core

Enhancing Ethernet Security with MACsec

Ethernet was originally designed for high-speed data transfer and interoperability between devices. However, traditional Ethernet does not provide built-in mechanisms for securing data traffic, such as encryption or authenticity protection. This is where MACsec comes into the picture.

What Makes Ethernet IP Truly Automotive-Grade

This blog examines what separates truly automotive-grade Ethernet IP from generic implementations across functional safety, time-sensitive networking, security, observability, lifecycle management, and the integration disciplines that only become visible once a program is deep into development.

Frequently asked questions about Ethernet IP cores

What is UDP/IP – 100 GbE Protocol Hardware Stack?

UDP/IP – 100 GbE Protocol Hardware Stack is a Ethernet IP core from Digital Blocks, Inc. listed on Semi IP Hub.

How should engineers evaluate this Ethernet?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP