Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
Learn how ESUN enhances Ethernet for lossless, predictable AI scale-up networking—cutting overhead, reducing tail latency, and improving efficiency.
Vendor:
Synopsys, Inc.
Category:
Ethernet
Verification IP for Ultra Ethernet (UEC)
The Verification IP for Ultra Ethernet (UEC) provides a comprehensive set of protocol, methodology, verification and productivity…
Overview
The Verification IP for Ultra Ethernet (UEC) provides a comprehensive set of protocol, methodology, verification and productivity features, enabling users to achieve accelerated verification closure of Ethernet based designs.
VIP, based on its next-generation architecture and implemented in native SystemVerilog and UVM, runs natively on all major simulators. VIP can be integrated, configured and customized with minimal effort. Testbench development is accelerated with the assistance of built-in verification plans, functional coverage, example tests and comprehensive collection of sequences.
Key features
- Specifications: LLR 0.81, CBFC 0.8rc1
- Interfaces: 100G and above speeds
- DUT Types/Topology: multiple topologies for various DUT types such as X’MII DUT, PCS+PHY DUT, MAC+PCS+PHY DUT (Full Stack)
- Key VIP Features
- Specification linked Protocol checks and functional coverage
- Callback and Analysis ports for Scoreboard
- Configurable timers for threshold testing
- Reference example illustrating sanity usage and representative protocol scenarios
- Provide hooks via callbacks for error injection
- Separate Analysis ports for LLR frames and Ctlos
- Can be used in Active as well as in Passive mode
- Debug and Analysis
- Verdi based protocol and performance analysis
- Protocol checks at each layer
- Key Protocol Features:
- Transaction attributes for modelling various traffic profiles related to CBFC and LLR
- Configuration attributes for finer control over interface characteristic such as rate and mode of operation
- Supported Use-cases
- Transmission of LLR eligible/ineligible frames
- Configurable replay timers
- Transmission of all 4 Ctlos.
- CBFC flow control
Block Diagram
Verification IP for Ultra Ethernet (UEC) block diagram
Benefits
- Native SystemVerilog/UVM
- Source code test suite including UNH-IOL (optional)
- Runs natively on major simulators
- Built-in protocol checks
- Verification plan and coverage
- Verdi® Protocol & Performance Analyzer
- Trace file support for debugging
- Extensive error injection
Specifications
Identity
Part Number
Verification IP for Ultra Ethernet (UEC)
Vendor
Synopsys, Inc.
Type
Verification IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Ethernet IP core
Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
Ultra Ethernet, designed for scale out architectures, is an open, interoperable, high-performance protocol solution tailored for AI, supported by industry leaders across switch, networking, semiconductor, and system providers, as well as hyperscalers.
PCIe 6.x and 112 Gbps Ethernet: Synopsys and TeraSignal Achieve Optical Interconnect Breakthroughs
Synopsys and TeraSignal have reached two milestones in optical networking, demonstrating seamless interoperability for PCIe 6.x and 112 Gbps Ethernet over linear optics. These industry-first achievements highlight the potential of linear optics to transform data transmission in hyperscale data centers and high-performance computing (HPC) environments.
Ethernet Evolution: Trends, Challenges, and the Future of Interoperability
Without Ethernet connectivity, modern computing would be vastly different. “Ethernet underlies nearly everything in tech,” says Kent Lusted, a Synopsys distinguished architect who has spent the past 14 years helping shape the technology as a leader of and contributor to Ethernet standards groups.
How Ultra Ethernet And UALink Enable High-Performance, Scalable AI Networks
This article delves into the technical aspects of how scaling up and out is becoming a critical need for HPC and AI chip developers, and how new standards such as Ultra Ethernet and Ultra Accelerator Link (UALink) aim to tackle the challenges of high-bandwidth, low-latency connectivity and efficient resource management.
Integrating Ethernet, PCIe, And UCIe For Enhanced Bandwidth And Scalability For AI/HPC Chips
This article explores how integrating multi-die designs with PCIe & Ethernet, in conjunction with UCIe IP, maximizes bandwidth and performance, facilitating the scaling up and out of modern AI data center infrastructures.
Frequently asked questions about Ethernet IP cores
What is Verification IP for Ultra Ethernet (UEC)?
Verification IP for Ultra Ethernet (UEC) is a Ethernet IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this Ethernet?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.