Bridging the MACsec Gap: Add Line-Rate Security Without Redesigning Your Ethernet Subsystem
Now place a MACsec engine between an existing MAC and PHY with new xMII bridges; handle key management with new MKA stack and drivers
Vendor:
IntelliProp Inc.
Category:
Ethernet
Gen-Z Physical Layer for 802.3 IP Core
The IntelliProp IPC-GZ196A-ZM Gen-Z Physical Layer for 802.3 is an IP Core that allows companies to attach a Gen-Z core to an 802…
Overview
The IntelliProp IPC-GZ196A-ZM Gen-Z Physical Layer for 802.3 is an IP Core that allows companies to attach a Gen-Z core to an 802.3 Phy. The IPC-GZ196A-ZM is compliant with the Gen-Z 1.1 Physical Layer Specification and provides support for multi-lane links, lane reversal, and link width reduction. The IPC-GZ196A-ZM IP Core is designed for integration into FPGA and ASIC developments to minimize development time and familiarization required to develop this IP independently. The IPC-GZ196A-ZM is fully verified in pseudo random simulation.
The IPC-GZ196A-ZM Gen-Z Physical Layer for 802.3 provides a Gen-Z
1.1 Physical Layer Specification compliant Physical Layer Abstraction interface for Gen-Z communication over an 802.3 Phy. The IP core is scalable to support up to 16 lanes in a single link and most PLA data widths. The IntelliProp Bus Interface connection to the Transceiver Wrapper allows for register configurable transmitter and receiver equalization settings of the transceivers. The IP core manages initialization and configuration of the transceivers as well as striping and scrambling/descrambling of link layer data over the PLA interface.
The IPC-GZ196A-ZM Gen-Z Physical Layer for 802.3 provides a Gen-Z
1.1 Physical Layer Specification compliant Physical Layer Abstraction interface for Gen-Z communication over an 802.3 Phy. The IP core is scalable to support up to 16 lanes in a single link and most PLA data widths. The IntelliProp Bus Interface connection to the Transceiver Wrapper allows for register configurable transmitter and receiver equalization settings of the transceivers. The IP core manages initialization and configuration of the transceivers as well as striping and scrambling/descrambling of link layer data over the PLA interface.
Key features
- Full Verilog/SystemVerilog core
- Compliant with the Gen-Z 1.1 Physical Layer Specification
- Compliant with the Gen-Z 1.1 Physical Layer Abstraction interface
- Multi-lane symmetric link support up to 16 lanes per link
- Lane reversal and link width reduction support
- Flow control and Phy Idle injection
- Transient/Non-Transient error detection and reporting
- Software configurable core settings via a register interface
Applications
- Applications that require communication of an industry compliant Gen-Z device over 802.3 Phy
What’s Included?
- Documentation:
- Comprehensive User Documentation
- Design File Formats:
- Encrypted Verilog/SystemVerilog
- Constraints Files:
- Provided per FPGA
- Verification:
- ModelSim verification model
- Instantiation Templates:
- Verilog
- Reference Designs & Application Notes:
- Synthesis and place and route scripts
- Simulation Tool Used:
- ModelSim (contact IntelliProp for latest versions supported)
- Support:
- The purchased core is delivered and warranted against defects for 6 months from the date of delivery. Phone and email technical support is included for 6 months from the delivery date.
- Notes:
- Other simulators are available.
Specifications
Identity
Part Number
IPC-GZ196A-ZM
Vendor
IntelliProp Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Ethernet IP core
Single Pair Ethernet and TSN: The In-Robot Network Behind the Next Humanoid Robots
Humanoid robots are moving from research demos toward real products, and the network inside them is becoming the hard problem. Single Pair Ethernet and Time-Sensitive Networking are emerging as the answer, and CAST already builds the IP cores that make it deterministic.
SerDes, Ethernet and the silicon that connects them: Why SerDes for high-bandwidth sensors?
The evolution to centralized vehicle computing is driving new connectivity requirements. Discover how SerDes supports high-speed sensor data streaming while reducing system complexity.
Scale-Up Ethernet Ecosystem Ramps Up: Cadence ESUN Controller IP Available
Building on its High-Speed Ethernet controller IP family, Cadence provides ESUN-ready controller IP for next-generation AI scale-up networking.
Why 10BASE-T1S Automotive Ethernet SoC Verification Needs More Than Simulation?
This blog post explores how the team verified a 10BASE-T1S automotive ethernet subsystem using a Cadence tools-based multi-platform verification, which unifies simulation, emulation, and formal verification techniques.
Enabling the Next Generation of AI Infrastructure with Ethernet for Scale-Up Networking (ESUN)
Learn how ESUN enhances Ethernet for lossless, predictable AI scale-up networking—cutting overhead, reducing tail latency, and improving efficiency.
Frequently asked questions about Ethernet IP cores
What is Gen-Z Physical Layer for 802.3 IP Core?
Gen-Z Physical Layer for 802.3 IP Core is a Ethernet IP core from IntelliProp Inc. listed on Semi IP Hub.
How should engineers evaluate this Ethernet?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.