Automatic Generation of a Network-on-Chip Interconnect
This post discusses the network-on-chip (NoC) approach and explains how Agnisys can help you generate NoCs automatically for your designs.
Vendor:
Agnisys, Inc.
Category:
Bus Fabric
Bus Bridges
Various bus types of protocols are available and employed in many applications, all of which require a bridge to operate safely a…
Overview
Various bus types of protocols are available and employed in many applications, all of which require a bridge to operate safely and without loss of data. SOC is essentially a system made up of components and their interconnections. Recently, the development of SOC chips with reusable IP cores has received more attention due to their lower cost and shorter time to market. The communication between the several IP cores should be lossless and designer-friendly.
Key features
- Supported Buses
- AXI4 Lite to APB
- Features
- Independent read and write channels
- Synchronous or asynchronous reset type
- Data Latency or wait stages
- AHB3 full / lite to APB / AXI4 lite
- Features
- Burst transfers
- Single clock-edge operation
- Non-tristate implementation
- Synchronous or asynchronous reset type
- Data Latency or wait stages
- Tilelink 1.8 to APB
- Features
- Independent read and write channels
- Synchronous or asynchronous reset type
- Data Latency or wait stages
Specifications
Identity
Part Number
Bus Bridges
Vendor
Agnisys, Inc.
Type
Silicon IP
Provider
HQ:
USA
Learn more about Bus Fabric IP core
IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
Generate scalable NoC IPs with IDS-NoC™ for efficient data transfer, distributed routing, and high-performance SoC communication.
From Spec to Silicon: Accelerate SoC Integration with IP-XACT
In today’s semiconductor industry, System-on-Chip (SoC) design has become increasingly complex. Modern SoCs integrate multiple intellectual property (IP) blocks, each designed by different teams, vendors, or even geographies. These IPs vary in functionality—processors, memory controllers, peripherals, accelerators, and interconnects—but must work smoothly together in a single chip.
A Time Scaling Theory for Multi-Layer Electronic Systems
For six decades, Moore's geometric scaling drove progress in semiconductors. That industry compact no longer holds: returns from pure dimensional shrinking have flattened, leading-edge design budgets exceed one billion dollars per chip, and cost-per-transistor at the most advanced nodes is no longer falling.
CSoC Platform / Digital Subsystem IP for IoT
This paper describes a CSoC platform and configurable digital subsystem IP which can be deployed for development of IOT edge devices. The paper encompasses the different attributes of IOT edge device that can cater multiple industry segments, key features and benefits of CSoC platform, components of the digital subsystem IP that enables rapid prototyping of SoCs for IOT applications.
Arteris loses its brain, continues walking
Frequently asked questions about On-Chip Bus IP cores
What is Bus Bridges?
Bus Bridges is a Bus Fabric IP core from Agnisys, Inc. listed on Semi IP Hub.
How should engineers evaluate this Bus Fabric?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Bus Fabric IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.