The best of both worlds: Optimizing OCP slave memory behavior
This paper discusses how DesignWare VIP for OCP helps you test the spread of best-case, worst-case memory response.
Vendor:
Synopsys, Inc.
Category:
Bus Fabric
Verification IP for AMBA AXI
Synopsys Verification IP (VIP) for Arm® AMBA® AXI™ provides a comprehensive set of protocol, methodology, verification and produc…
Overview
Synopsys Verification IP (VIP) for Arm® AMBA® AXI™ provides a comprehensive set of protocol, methodology, verification and productivity features. Users are able to achieve rapid verification convergence on their AMBA AXI5, AXI-J/K, AXI4, AXI3, and AXI4-Lite based designs.
Key features
- Complete protocol support for AXI5, AXI-J/K, AXI4, AXI4-Lite, AXI3
- Programmable number of Managers, Subordinates, and Port Monitors
- Interconnect model
- System Monitor
- Port & System Level Sequencers
- Sequence Library with port & System Level Sequences
- Port level protocol checks for all interfaces
- System-level checks for protocol and data integrity
- Debug port for transaction tracking on waveforms
- Built-in Functional Coverage Model
- Protocol-aware debugging using Protocol Analyzer
- Ability to control delays for valid and ready signals with respect to reference events
- Ability to control signal values during idle periods
Block Diagram
Verification IP for AMBA AXI block diagram
Specifications
Identity
Part Number
Verification IP for AMBA AXI
Vendor
Synopsys, Inc.
Type
Verification IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Bus Fabric IP core
Context Based Clock Gating Technique For Low Power Designs of IoT Applications - A DesignWare IP Case Study
This paper discusses about the intelligent low power techniques such as context based clock gating and how they are useful for IoT applications. It also describes how it improves the overall power efficiency of the system. The power statistics shared shows how the overall idle power and functional power consumption is significantly reduced. Further we discuss about how it can be combined with few other low power techniques to reduce the overall power
Building a Total Quality Experience into Silicon IP - Delivering DesignWare Silicon IP into SoC Designs
It's time for a new supplier-buyer relationship - SIP vendors must deliver a Total Quality Experience to SIP buyers
Integrating a PCI Express Digital IP Core into a Gigabit Ethernet Controller
This paper discusses the integration and system verification challenges encountered when integrating a PCI Express digital intellectual property (IP) core into a Gigabit Ethernet design
Enabling Rapid Adoption of the AMBA 3 AXI Protocol-based Design with Synopsys DesignWare IP
The DesignWare® IP solution for the AMBA 3 AXI protocol enables designers to quickly and easily integrate the high-speed protocol into their (SoC) designs, while reducing risk and speeding time to results
Selecting PCI Express IP for Your Design
This application note provides you with a very brief introduction to the emerging PCI Express protocol and explains how selecting the right digital and mixed signal IP can accelerate the implemention of this new standard into your designs.
Frequently asked questions about On-Chip Bus IP cores
What is Verification IP for AMBA AXI?
Verification IP for AMBA AXI is a Bus Fabric IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this Bus Fabric?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Bus Fabric IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.