Vendor: Hitek Systems LLC Category: Ethernet

10G Ultra Low Latency Ethernet Solution

The 10Gbps Ultra Low Latency Ethernet IP solution offers a fully integrated IEEE802.3 compliant package for NIC (Network Interfac…

Overview

The 10Gbps Ultra Low Latency Ethernet IP solution offers a fully integrated IEEE802.3 compliant package for NIC (Network Interface Card) and Ethernet switching applications. This extremely low latency solution is specifically argeted for demanding financial, high frequency trading and HPC applications. As shown in the figure below, the 10Gbps Ethernet IP includes:

Key features

  • Ultra low latency MAC; Tx = 12.4ns , Rx = 15.5ns; (32-bit user interface mode)
  • Ultra low latency 10GBase-R PCS; Tx = 12.4ns, Rx = 12.4ns which can be directly connected to transceiver in PMA only mode
  • Ultra low Round Trip Latency (MAC + PCS + Transceivers) of 62.7ns (Tx user interface In to Rx user interface Out, Latency numbers with Altera Stratix-V Transceiver)
  • Technology dependent transceiver wrapper for Altera and/or Xilinx FPGAs
  • Statistics counter block (for RMON and MIB)
  • MDIO and I2C cores for external module and optical module status/control

Block Diagram

What’s Included?

  • Compiled synthesizable binaries (Netlists) for the MAC and PCS cores
  • Technology specific transceiver wrappers for the selected device family
  • Source code RTL (Verilog) for I2C, MDIO, RMON and Register-File blocks
  • Self checking behavioral models and test benches for simulation
  • Constraint files and synthesis scripts for design compilation
  • A complete PCIe interface based reference design with: Top level wrapper (source files, Verilog) for user specific customizations
    • Source files (Verilog) for the PICe application layer
    • Binaries for the L2 packet generator and checker
    • PCIe driver/API (source files, C) for Linux
    • GUI application (Windows and Linux) for interfacing to the reference design
  • Design guide(s) and user manuals Getting started Guide
    • Core user guide
    • reference design user guide
  • USA based technical support by developers

Specifications

Identity

Part Number
HTK-ULL10G-ETH-32-FPGA
Vendor
Hitek Systems LLC
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about Ethernet IP core

Enhancing Ethernet Security with MACsec

Ethernet was originally designed for high-speed data transfer and interoperability between devices. However, traditional Ethernet does not provide built-in mechanisms for securing data traffic, such as encryption or authenticity protection. This is where MACsec comes into the picture.

What Makes Ethernet IP Truly Automotive-Grade

This blog examines what separates truly automotive-grade Ethernet IP from generic implementations across functional safety, time-sensitive networking, security, observability, lifecycle management, and the integration disciplines that only become visible once a program is deep into development.

Frequently asked questions about Ethernet IP cores

What is 10G Ultra Low Latency Ethernet Solution?

10G Ultra Low Latency Ethernet Solution is a Ethernet IP core from Hitek Systems LLC listed on Semi IP Hub.

How should engineers evaluate this Ethernet?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP