Powering the AI Supercycle: Design for AI and AI for Design - Anirudh Devgan
The AI supercycle is rapidly increasing demand for compute performance and scalability across all levels, from data centers to edge devices. By 2030, the semiconductor total addressable market (TAM) is projected to reach $1.2T with electronic systems at $5.2T. With silicon designs surpassing 200 billion transistors and chiplet-based architectures becoming common, traditional electronic-design-automation (EDA) workflows are insufficient. This plenary discusses how agentic AI can be applied to complex silicon and system design tasks through multi-agent orchestration and iterative reasoning, outlining a framework for its use in EDA solutions, highlighting some of the challenges, and exploring future directions. From optimizing power, performance, and area of silicon to managing data centers, AI-powered solutions are critical for the engineers designing the next generation of AI infrastructure.
Related Semiconductor IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
Related Videos
- Managing the Massive Data Throughput: AI-Based Designs and The Value of NoC Tiling
- Podcast: BrainChip’s IP for Targeting AI Applications at the Edge
- Analog AI Chips for Energy-Efficient Machine Learning: The Future of AI Hardware?
- Hardware Innovation in the World's First RISC-V 50 TOPS AI Compute for Mass Production Development