Scaling AI from Edge to Data Center with SiFive RISC-V Vectors
AI with Sally
In this podcast, John Simpson, senior principal architect for SiFive’s Intelligence products, talks about how RISC-V processors are designed to support AI workloads from the edge to the data center.
Related Semiconductor IP
- Multi-core capable 32-bit RISC-V CPU with vector extensions
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 8-stage dual issue, in-order, superscalar processor with dual vector processing units (1024-bit VLEN/512-bit DLEN)
- Multi-core capable RISC-V processor with vector extensions
- 64-bit, RISC-V, ultra-high performance processors
Related Videos
- Arm: Scaling AI Compute from Edge to Cloud
- BrainChip Expands IP Business Model with AKD1500 Production to Accelerate Edge AI Deployment
- Software to silicon with RISC-V for Physical AI
- Enhancing Data Center Architectures with PCIe® Retimers, Redrivers and Switches
Latest Videos
- Software to silicon with RISC-V for Physical AI
- Breaking the Memory Wall: How New Memory Architectures are Reshaping AI Inference
- Functional Safety & Security Aspects of CAN XL
- Powering the AI Supercycle: Design for AI and AI for Design - Anirudh Devgan
- Scaling AI from Edge to Data Center with SiFive RISC-V Vectors