What's Changing In SerDes
SerDes is all about pushing data through the smallest number of physical channels. But when it comes to AI, more data needs to be moved, and it has to be moved more quickly.
Todd Bermensolo, product marketing manager at Alphawave Semi, talks with Semiconductor Engineering about the impact of faster data movement on the transmitter (more power) and on the receiver (gain and advanced equalization), how to ensure signal integrity, and tradeoffs involving bandwidth, power, reach, and latency.
Related Semiconductor IP
- SerDes
- 1.25G - 12.5G SERDES
- Multiprotocol SerDes PMA
- SerDes Hard Macro-IP in GlobalFoundries 22FDX
- Programmable PCIe2/SATA3 SERDES PHY on TSMC CLN28HPC
Related Videos
- Scaling Performance In AI Systems
- Cadence’s Silicon Proven UCIe IP in TSMC 3nm
- Livelocks And Deadlocks In NoCs
- Scenario Coverage In Formal Verification
Latest Videos
- Can AI Be Trusted? Synopsys on Agentic AI and Autonomous Engineering
- Caliptra Silicon Root of Trust in BMC SoCs
- UALink 2.0 Specification Update: Advancing Accelerator Interconnect Technology for AI Workloads
- Silicon IP for Your GPU??? | Oxmiq Labs
- The Future of AI Scale-Up: Latest Advancements in UALink Technology