The Future of AI Scale-Up: Latest Advancements in UALink Technology
As AI compute demand continues to accelerate, Cloud Service Providers, System OEMs, and IP/Silicon Providers require an efficient, optimized approach to overcome scale-up challenges in next-generation AI systems. UALink introduces a low-latency, high-bandwidth interconnect designed to enable seamless communication between accelerators and switches within AI computing pods. By boosting performance, improving power and cost efficiency, and fostering supply chain diversity and interoperability, UALink supports the growth of advanced AI/ML applications.
In this session, a panel of UALink experts will share the latest advancements to UALink technology, including In-Network Collectives, Management and Chiplet specifications. Attendees will learn how UALink will help build scalable multi-node AI systems and will also have the opportunity to engage directly with the panel to discuss future applications and the benefits of UALink-enabled devices.
Related Semiconductor IP
- UALink PHY + Controller
- Simulation VIP for UALink
- UALink Subsystem
- UALink 200G v1.0 Verification IP
- UALink Controller
Related Videos
- Analog AI Chips for Energy-Efficient Machine Learning: The Future of AI Hardware?
- Ask the Experts: The State of AI
- UALink 2.0 Specification Update: Advancing Accelerator Interconnect Technology for AI Workloads
- Hardware Innovation in the World's First RISC-V 50 TOPS AI Compute for Mass Production Development
Latest Videos
- Cadence UCIe at 64 GT/s in Silicon: Why It Matters for Your Next Chiplet Design
- Can AI Be Trusted? Synopsys on Agentic AI and Autonomous Engineering
- Caliptra Silicon Root of Trust in BMC SoCs
- UALink 2.0 Specification Update: Advancing Accelerator Interconnect Technology for AI Workloads
- Silicon IP for Your GPU??? | Oxmiq Labs