Using dual port interconnect to resolve multiprocessor system bottlenecks
By Jonathan LaRue and Danny Tseng, Cypress Semiconductor
Jan 18 2006 (12:00 PM), Embedded.com
The use of two or more specialized off-the-shelf processors has provided designers with tremendous computing capabilities and speed. With this growing multiple processor trend, however, comes the need for a high-performance system interconnect to bridge the gap between varying data rates, bus widths and I/O standards.
Additionally, on-board traffic management becomes an issue in many data intensive applications and the last thing designers need is a system interconnect that causes a dataflow bottleneck. The use of high speed dual-ports adds value to any design through its blazing data rates (up to 36 Gb/sec), versatile application in a system, and simple implementation using existing standard memory interfaces.
Jan 18 2006 (12:00 PM), Embedded.com
The use of two or more specialized off-the-shelf processors has provided designers with tremendous computing capabilities and speed. With this growing multiple processor trend, however, comes the need for a high-performance system interconnect to bridge the gap between varying data rates, bus widths and I/O standards.
Additionally, on-board traffic management becomes an issue in many data intensive applications and the last thing designers need is a system interconnect that causes a dataflow bottleneck. The use of high speed dual-ports adds value to any design through its blazing data rates (up to 36 Gb/sec), versatile application in a system, and simple implementation using existing standard memory interfaces.
To read the full article, click here
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- Portable and scalable solution for off-screen video frame composition and decomposition using OpenGL ES
- A Multiprocessor System-on-chip Architecture with Enhanced Compiler Support and Efficient Interconnect
- Using co-design to optimize system interconnect paths
- System Performance Analysis and Software Optimization Using a TLM Virtual Platform
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety