Portable and scalable solution for off-screen video frame composition and decomposition using OpenGL ES
Sharath Bhat, Ittiam Systems Pvt. Ltd
embedded.com (December 23, 2013)
One of the most essential software components in multimedia applications like video communication, video networking, video security etc., is a video frame composition and decomposition module for off-screen surfaces. Off-screen surfaces are those video frames which are not displayed on the screen.
The video frame composition module takes in multiple video input channels. each having different attributes like pixel format, pixel resolution etc., and composites onto an output frame of single or multiple video output channels each with different attributes. When such a composited frame is encoded and transmitted from one device, on the receiving device the frame decomposition module accomplishes the reverse functionality, wherein it extracts the composed frames in the video frames of input channels.
To read the full article, click here
Related Semiconductor IP
- OpenGL ES 2.0 3D graphics IP core for FPGAs and ASICs
- 3D OpenGL ES 1.1 GPU IP core
- 6-cluster Power Consumption & Performance Efficiency Enhanced Series6XT 3D/2D/Compute GPU including OpenGL ES 3.0, DX10_0 Featur
- 4-cluster Power Consumption & Performance Efficiency Enhanced Series6XT 3D/2D/Compute GPU including OpenGL ES 3.0, DX10_0 Feature Level and OpenCL Support, 10-bit YUV, YUV framebuffer, ASTC
- 2-cluster Power Consumption & Performance Efficiency Enhanced Series6XT 3D/2D/Compute GPU including OpenGL ES 3.0, DX10_0 Feature Level and OpenCL Support , 10-bit YUV, YUV framebuffer, ASTC
Related Articles
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- Hardware/software design requirements planning - Part 2: Decomposition using structured analysis
- Using the H.264 specification for anywhere, anytime placeshifted video
- A High Efficiency Referencing Frame Buffer Compression IP for H.265 Video Codec
Latest Articles
- Scalable AXI4 Transaction Monitoring for Mixed-Criticality SoCs: From Phase-Level Precision to ID-Level Efficiency
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework