Using a "DSP-free" design for VOIP-enabled end-points
While ever-increasing volume demands help to drive some economies of scale, OEMs and ODMs are also looking to minimize product costs without sacrificing features or call quality.
VoIP end-points have been traditionally designed using a “tandem processor” architecture, which includes both a general-purpose applications processor and a DSP (Figure 1). The DSP handles the packet voice processing (voice encode/decode, tone generation and detection, echo cancellation, noise reduction, etc.), while the applications processor manages the VoIP call control protocol and user interface. This architecture has a number of drawbacks when attempting to address the design requirements of high-volume, low-cost VoIP end-points. For example: the need for both an applications processor and a DSP adds cost to the overall product; two discrete devices have a larger footprint than a single device; and the tandem processor architecture increases the overall power consumption.
Click here to read more ....
Related Semiconductor IP
- Verification IP for C-PHY
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
Related Articles
- Design and implementation of a hardened cryptographic coprocessor for a RISC-V 128-bit core
- Customizing a Large Language Model for VHDL Design of High-Performance Microprocessors
- Physical Design Exploration of a Wire-Friendly Domain-Specific Processor for Angstrom-Era Nodes
- A Resource-Driven Approach for Implementing CNNs on FPGAs Using Adaptive IPs
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities