Understanding DDR SDRAM timing parameters
Deepak Kumar, Sumit Varshney, Sunaina Srivastava, and Swapnil Tiwari, Freescale Semiconductor
EETimes (6/25/2012 3:05 PM EDT)
Many engineers who have ever dealt with DDR SDRAM must have been intrigued by the various timing parameters of the DRAM. This article explains the various timing parameters and its impact on the performance of the DRAM.
To begin with, let's first understand how different DDRs are rated or classified. If we want to buy a DDR module from market, we have to consider many parameters like size, speed, timing specs, brand etc. So, we have many options to choose from. To have a better understanding of these ratings, let’s see how these are presented to the buyers.
To read the full article, click here
Related Semiconductor IP
- SDRAM DDR Controller
- DDR SDRAM Controller - Pipelined for ispXPGA and ORCA4
- DDR SDRAM Controller - Non-Pipelined
- DDR SDRAM Controller - Pipelined
- AMBA AHB Bus to DDR SDRAM Controller
Related Articles
- The Love/Hate Relationship with DDR SDRAM Controllers
- DDR SDRAM Controller IP Designed for Reuse
- Implementing custom DDR and DDR2 SDRAM external memory interfaces in FPGAs (part 1)
- Overcoming Timing Closure Issues in Wide Interface DDR, HBM and ONFI Subsystems
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow