Capturing a UART Design in MyHDL & Testing It in an FPGA
André Castelan Prado, Editor, Embarcados
EETimes (9/9/2014 06:05 PM EDT)
The universal asynchronous receiver/transmitter (UART) is an old friend to embedded systems engineers. It's probably the first communications protocol that we learn in college. In this article, we will design our very own UART using MyHDL.
MyHDL is a free, open-source Python library developed by Jan Decaluwe. Its goal is to be a powerful hardware description language. The idea is to apply the new concepts that have appeared in the software industry to hardware design, such as test-driven development, functional tests, and high-level abstraction. The system also generates synthesizable VHDL and Verilog code from the MyHDL design. The idea is to verify everything in Python and then press the "Go" button to generate a VHDL or Verilog representation that can be synthesized and loaded into an FPGA.
To read the full article, click here
Related Semiconductor IP
- UART - Ensures reliable serial communication and protocol compliance in SoCs
- Configurable UART
- UART
- UART Verification IP
- UART Synthesizable Transactor
Related Articles
- Emerging Trends and Challenges in Embedded System Design
- Functional Safety in Road Vehicles
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
Latest Articles
- Anechoic: Onsager-Corrected Parallel Annealing for Sub-0.1 ms Dense Max-Cut on an FPGA
- Power, Performance, and Area of HPC-Based Malware Detectors: An FPGA and Open-PDK ASIC Study
- Terracotta: Enabling the Adoption of New DRAM Techniques via a Flexible DRAM Interface and Memory Controller
- A Framework for Accelerating Transformer Inference on RISC-V for Edge AI
- An Interleaved Parallel Dependent Quantization Hardware Architecture for H.266/VVC