Vendor: Cadence Design Systems, Inc. Category: UART

Simulation VIP for UART

Best-in-class UART Verification IP for your IP, SoC and system-level design testing.

Verification IP View all specifications

Overview

Best-in-class UART Verification IP for your IP, SoC and system-level design testing. In production since 2014 on dozens of production designs.

Cadence provides a mature and comprehensive Verification IP (VIP) for the UART protocol. Incorporating the latest protocol updates, the Cadence® Verification IP for UART provides a complete bus functional model (BFM), integrated automatic protocol checks, and coverage model. Designed for easy integration in testbenches at IP, system-on-chip (SoC), and system levels, the VIP for UART helps you reduce time to test, accelerate verification closure, and ensure end-product quality. The VIP runs on all major simulators and supports SystemVerilog along with the Universal Verification Methodology (UVM).

Supported Specification: Standard UART 16550 Specification

Key features

  • Mode
    • Synchronous, Asynchronous
  • Transmission Mode
    • Full-Duplex, Half-Duplex
  • Baud Rate
    • Configurable baud rate generation
  • Word Length
    • Configurable word length (5, 6, 7, or 8-bits)
  • Stop Bits
    • Configurable stop bits (1, 1.5, or 2-bits)
  • Error Detection Flags
    • Overrun, Frame, and Parity error
  • IDLE Frame Insertion/ Detection
    • Supports IDLE frame insertion and detection on transmitter and receiver respectively
  • TX/RX FIFOs
    • Supports up to 128-bytes FIFO depth for both transmitter and receiver
  • Auto Flow Control
    • Supports hardware flow control
  • Extended Features
    • LIN, MODBUS, Driver Enable, IRDA, Smartcard, and LPUART

Block Diagram

Simulation VIP for UART block diagram

Specifications

Identity

Part Number
Simulation VIP for UART
Vendor
Cadence Design Systems, Inc.
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about UART IP core

DDR5 MRDIMM Gen2: The Missing Link in Scaling AI Infrastructure

Cadence leads the market with its DDR5 MRDIMM 12.8 Gbps Gen2, TSMC N3P IP system solution, establishing a new benchmark for industry-leading PPA. Key industry leaders have already adopted this solution, which is now also available in the TSMC N2P and N5/N4P process nodes.

AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP

In this second blog of our ongoing series, we examine how Cadence, in close partnership with TSMC, helps teams accelerate AI silicon design at advanced process nodes. For customers, this translates into reduced design risk, faster convergence to tapeout‑quality results, and greater confidence at the leading edge of AI and HPC design.

Frequently asked questions about UART IP cores

What is Simulation VIP for UART?

Simulation VIP for UART is a UART IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.

How should engineers evaluate this UART?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UART IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP