Multi-core, multi-IP reduce development time for infotainment apps
By Matthias Wenzel, Renesas Technology Europe GmbH
embedded.com(11/04/09, 11:22:00 AM EST)
With its new SH7786, Renesas has introduced a new concept in modular multimedia processors and complete multimedia system solutions for the automotive industry. Single-chip and System-on-Chip (SoC) processors provide customers with scalable and integrated solutions within a single product family. The new range offers a multi-core and multi-IP design for increased scalability, a key consideration during software development. Renesas' goal with the new range is to keep customers' development cycles as short as possible while increasing performance with each new generation. This evolutionary approach, based on current architectures, ensures low-risk system integration. The established SH superscalar architecture has not been abandoned, but rather complemented and extended with a dual-core processor.
The SH7786 is the first dual-core processor in the SH4A family's CPU range and will be followed this year by a dual-core SOC, an evolution of the SH7775. Renesas Technology made an early decision to adopt multi-core technology and developed a prototype chip with four SH-4A CPU cores and maximum processing power of 4,320 MIPS at a clock frequency of 600 MHz.
To read the full article, click here
Related Semiconductor IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
Related Articles
- Choosing between dual and single core media processor configurations in embedded multimedia designs
- Selecting the right media processor for networked multimedia designs
- Managing the 8- to 32-bit processor migration
- Software Infrastructure of an embedded Video Processor Core for Multimedia Solutions
Latest Articles
- Scalable AXI4 Transaction Monitoring for Mixed-Criticality SoCs: From Phase-Level Precision to ID-Level Efficiency
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework