Get More Reliable Automotive ICs with a Shift Left Design Approach
By Jonathan Muirhead, Siemens EDA
EETimes | May 27, 2025
As the automotive industry races towards a future of connected, autonomous, and electrified vehicles, the complexity of integrated circuits (ICs) powering these innovations is reaching extraordinary levels. Automotive ICs are incorporating an increasing diverse mix of custom and third-party intellectual property (IP), each with unique performance requirements that must be meticulously verified to ensure flawless functionality and reliability.
Limitations of traditional verification methods
Traditional verification methods are increasingly struggling to keep pace with this rising complexity, creating multiple bottlenecks in the design process. These conventional approaches, primarily reliant on manual checking and complex custom design rule checks (DRCs), pull layout verification later in the design cycle when changes are more costly and time-consuming.
To read the full article, click here
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
- Shift Left for More Efficient Block Design and Chip Integration
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Larger IC makers won't shift to foundries, concludes research firm
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety