Programmable logic carves further into the ASIC's territory
The key issues surrounding programmable logic never seem to change. If your quantity is going to be less than X, design your circuit with programmable logic. If you need more than X, go with an ASIC. Over the last few years, X has been increasing. Not too long ago, X was measured in the thousands (as in 100,000). Today, there are examples where programmable logic devices are employed into the millions.
The reasons for X (and the moving X), have to do with the per-unit cost of the programmable logic ICs versus the NREs associated with ASICs. While the NREs are on the rise, the programmable chips are coming down, fairly significantly.
According to one industry insider, in the United States, about one-third of all ASICs ship less than 50,000 devices over their lifetime. Around 47% ship 100,000 over their lifetime. If you look at NREs today, certainly for the latest process technologies, you could be looking at $500,000 for an ASIC spin. And not too many design teams get it done right on the first spin.
When you add the amortized NRE to the cost of the ASIC, the programmable part becomes pretty attractive. The programmable-logic industry is nearing the point where it can offer solutions for under $20 that basically make ASICs not viable for anything other than quantities in the millions. Add that to the fact the programmable part can get you to market faster.
Read more ....
Related Semiconductor IP
- 100-10Gbps Ethernet MAC Controller
- SD Card Controller
- AXI4 Memory Controller IP Core
- AXI-Lite I2C Controller Core
- LVDS Transceiver IP core
Related Articles
- Embedded Systems: Programmable Logic -> Focus is on the best ASIC design flow
- Implementing Ultra Low Latency Data Center Services with Programmable Logic
- Amba bus may move MIPS into ARM territory
- Embedded Systems: Programmable Logic -> Programming enters designer's core
Latest Articles
- LLM Agent-Based Design of RISC-V CPUs with FPGA-in-the-Loop Evaluation
- Automated Multi-Line Bug Repair Using Model Checker Aided LLMs: A Case Study on RISC-V Processors
- Cryogenic Recharacterization of a Commercial 22 nm FD-SOI Foundry Standard-Cell Library
- A 105 MS/s 4.18 nJ/inference 0.765 mm² Mixed-Signal Streaming ML Engine for Wireless Baseband in 12LP+ FinFET
- Agentic AI for Heterogeneous System Design Across Chip, Scale-Up, and Scale-Out Domains