Programmable logic carves further into the ASIC's territory
The key issues surrounding programmable logic never seem to change. If your quantity is going to be less than X, design your circuit with programmable logic. If you need more than X, go with an ASIC. Over the last few years, X has been increasing. Not too long ago, X was measured in the thousands (as in 100,000). Today, there are examples where programmable logic devices are employed into the millions.
The reasons for X (and the moving X), have to do with the per-unit cost of the programmable logic ICs versus the NREs associated with ASICs. While the NREs are on the rise, the programmable chips are coming down, fairly significantly.
According to one industry insider, in the United States, about one-third of all ASICs ship less than 50,000 devices over their lifetime. Around 47% ship 100,000 over their lifetime. If you look at NREs today, certainly for the latest process technologies, you could be looking at $500,000 for an ASIC spin. And not too many design teams get it done right on the first spin.
When you add the amortized NRE to the cost of the ASIC, the programmable part becomes pretty attractive. The programmable-logic industry is nearing the point where it can offer solutions for under $20 that basically make ASICs not viable for anything other than quantities in the millions. Add that to the fact the programmable part can get you to market faster.
Read more ....
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- Embedded Systems: Programmable Logic -> Focus is on the best ASIC design flow
- Amba bus may move MIPS into ARM territory
- Embedded Systems: Programmable Logic -> Programming enters designer's core
- Embedded Systems: Programmable Logic -> Common gateway networks enable remote programs
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST