Understanding the basics of PLL frequency synthesis
Erik Mentze, Sr. Systems Engineer, Cypress Semiconductor Corp.
EETimes (12/23/2010 5:25 PM EST)
Configuring a phase locked loop (PLL) for a given frequency synthesis application can simultaneously be both a quick-and easy-process as well as a time-consuming, tedious, and iterative process. This dual nature in PLL system design arises from the number of loop parameters that need to be appropriately dialed in for a given application. As will be discussed in this article, there are two categories of loop parameters that must be considered: frequency synthesis parameters and performance parameters. The former sets up the loop to generate the correct frequency while the later dictates the quality of output frequency (with “quality” being a term relative to the given application). The interplay between these two categories of parameters is where designers spend the bulk of their time. After determining a set of frequency synthesis parameters that meet the system needs, we then attempt to dial in the performance parameters. However, when we reach the end of optimizing the loop, there is always the doubt: did I choose the best possible frequency synthesis parameters? Perhaps there is a different set that will run cleaner and consume less power or have more margin? It is these design choices upon whicht this paper will attempt to shed some common-sense design principles.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- What's your sine? Finding the right algorithm for digital frequency synthesis on a DSP
- Specifying a PLL Part 3: Jitter Budgeting for Synthesis
- Creating a Frequency Plan for a System using a PLL
- Opto-electronics -> Architectural synthesis provides flexibilty in optical network design
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace