Optimizing Designs Through System Simulation
Balaji Siva Prasad Emandi, Corporate Application Engineer, Synopsys
12/5/2017 00:00 AM EST
Design optimization through an analytical approach using numerical algorithms helps engineers to develop optimal designs through simulation.
The recent trend in system design is increasing number of subsystems to achieve several functions with uncompromised quality. The industry calls for optimized designs, be it for efficiency, size, weight, or noise emissions. For example, in the design of a switching power supply, the filter component values are calculated based on the worst case values of voltages and currents. The other variables of the filters are also considered with significant margins. So, the product can be bigger in size, heavier in weight and costlier too. This is just a simple example used to understand the purpose of design optimization.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Optimizing the Implementation of Dolby Digital Plus in SoC Designs
- Providing memory system and compiler support for MPSoc designs: Compiler Support (Part 3)
- Providing memory system and compiler support for MPSoc designs: Customization of memory architectures (Part 2)
- Providing memory system and compiler support for MPSoc designs: Memory Architectures (Part 1)
Latest Articles
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM
- MEGATRON: a 28nm Analog PCM CiM/Digital System-on-Chip for Edge GenAI at 57.5 TOPS/W and 1.52 Mparam/mm²
- Peregrino: A Full-Hardware Accelerator for the Complete Falcon Post-Quantum Digital Signature Scheme on Resource-Constrained Edge Devices