Optimizing Designs Through System Simulation
Balaji Siva Prasad Emandi, Corporate Application Engineer, Synopsys
12/5/2017 00:00 AM EST
Design optimization through an analytical approach using numerical algorithms helps engineers to develop optimal designs through simulation.
The recent trend in system design is increasing number of subsystems to achieve several functions with uncompromised quality. The industry calls for optimized designs, be it for efficiency, size, weight, or noise emissions. For example, in the design of a switching power supply, the filter component values are calculated based on the worst case values of voltages and currents. The other variables of the filters are also considered with significant margins. So, the product can be bigger in size, heavier in weight and costlier too. This is just a simple example used to understand the purpose of design optimization.
To read the full article, click here
Related Semiconductor IP
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- Verification IP for eUSB 2 v2 and USB 2.0
- AFDX 1G Switch IP
Related Articles
- Optimizing the Implementation of Dolby Digital Plus in SoC Designs
- Providing memory system and compiler support for MPSoc designs: Compiler Support (Part 3)
- Providing memory system and compiler support for MPSoc designs: Customization of memory architectures (Part 2)
- Providing memory system and compiler support for MPSoc designs: Memory Architectures (Part 1)
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing