Number of WLAN implementations doubled in a year, says report
Number of WLAN implementations doubled in a year, says report
By Semiconductor Business News
August 1, 2002 (8:39 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020801S0017
BOSTON, Mass. -- The number of WLAN implementations has doubled over the past year while wide-area wireless data initiatives have stagnated, according to a report from market research company The Yankee Group. The report also states that approximately 1 million wireless local-area network (WLAN) access points are used by over 700,000 enterprises including 11,000 large establishments. "In most cases, enterprises should decide on WLAN deployments based on the value of the network for its internal utility, viewing the public WLAN opportunity as 'gravy' unless, of course, some third-party service provider is willing to install the infrastructure for free,” said Adam Zawel director of wireless/mobile enterprise and commerce research at Yankee Group, in a statement.
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
- Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- MEMS market to grow 75-87% over five-year period, says report
Latest Articles
- CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs